同步操作将从 OpenHarmony/docs 强制同步,此操作会覆盖自 Fork 仓库以来所做的任何修改,且无法恢复!!!
确定后同步将在后台操作,完成时将刷新页面,请耐心等待。
Related Modules:
Description:
Declares standard UART APIs.
Since:
1.0
Indicates the UART word length, which is 8 data bits per frame. |
|
Indicates the UART word length, which is 7 data bits per frame. |
|
Indicates the UART word length, which is 6 data bits per frame. |
|
Indicates the UART word length, which is 5 data bits per frame. |
|
Indicates that Request To Send (RTS) is disabled for the UART device. |
|
Indicates that Clear To Send (CTS) is disabled for the UART device. |
|
Indicates that First In First Out (FIFO) is disabled for the receiving UART. |
|
UartTransMode { UART_MODE_RD_BLOCK = 0, UART_MODE_RD_NONBLOCK, UART_MODE_DMA_RX_EN, UART_MODE_DMA_RX_DIS, UART_MODE_DMA_TX_EN, UART_MODE_DMA_TX_DIS } |
UartOpen (uint32_t port) |
struct DevHandle * |
UartRead (struct DevHandle *handle, uint8_t *data, uint32_t size) |
|
UartWrite (struct DevHandle *handle, uint8_t *data, uint32_t size) |
|
UartGetBaud (struct DevHandle *handle, uint32_t *baudRate) |
|
UartSetBaud (struct DevHandle *handle, uint32_t baudRate) |
|
UartGetAttribute (struct DevHandle *handle, struct UartAttribute *attribute) |
|
UartSetAttribute (struct DevHandle *handle, struct UartAttribute *attribute) |
|
UartSetTransMode (struct DevHandle *handle, enum UartTransMode mode) |
#define UART_ATTR_CTS_DIS 0
Description:
Indicates that Clear To Send (CTS) is disabled for the UART device.
#define UART_ATTR_CTS_EN 1
Description:
Indicates that CTS is enabled for the UART device.
#define UART_ATTR_DATABIT_5 3
Description:
Indicates the UART word length, which is 5 data bits per frame.
#define UART_ATTR_DATABIT_6 2
Description:
Indicates the UART word length, which is 6 data bits per frame.
#define UART_ATTR_DATABIT_7 1
Description:
Indicates the UART word length, which is 7 data bits per frame.
#define UART_ATTR_DATABIT_8 0
Description:
Indicates the UART word length, which is 8 data bits per frame.
#define UART_ATTR_PARITY_EVEN 2
Description:
Indicates that the UART device has an even parity bit.
#define UART_ATTR_PARITY_MARK 3
Description:
Indicates that the parity bit is 1.
#define UART_ATTR_PARITY_NONE 0
Description:
Indicates that the UART device has no parity bit.
#define UART_ATTR_PARITY_ODD 1
Description:
Indicates that the UART device has an odd parity bit.
#define UART_ATTR_PARITY_SPACE 4
Description:
Indicates that the parity bit is 0.
#define UART_ATTR_RTS_DIS 0
Description:
Indicates that Request To Send (RTS) is disabled for the UART device.
#define UART_ATTR_RTS_EN 1
Description:
Indicates that RTS is enabled for the UART device.
#define UART_ATTR_RX_FIFO_DIS 0
Description:
Indicates that First In First Out (FIFO) is disabled for the receiving UART.
#define UART_ATTR_RX_FIFO_EN 1
Description:
Indicates that FIFO is enabled for the receiving UART.
#define UART_ATTR_STOPBIT_1 0
Description:
Indicates that the UART device has 1 stop bit.
#define UART_ATTR_STOPBIT_1P5 1
Description:
Indicates that the UART device has 1.5 stop bits.
#define UART_ATTR_STOPBIT_2 2
Description:
Indicates that the UART device has 2 stop bits.
#define UART_ATTR_TX_FIFO_DIS 0
Description:
Indicates that FIFO is disabled for the transmitting UART.
#define UART_ATTR_TX_FIFO_EN 1
Description:
Indicates that FIFO is enabled for the transmitting UART.
此处可能存在不合适展示的内容,页面不予展示。您可通过相关编辑功能自查并修改。
如您确认内容无涉及 不当用语 / 纯广告导流 / 暴力 / 低俗色情 / 侵权 / 盗版 / 虚假 / 无价值内容或违法国家有关法律法规的内容,可点击提交进行申诉,我们将尽快为您处理。