3 Star 7 Fork 1

lanzhoo / riscv_tutorial

加入 Gitee
与超过 1200万 开发者一起发现、参与优秀开源项目,私有仓库也完全免费 :)
免费加入
克隆/下载
贡献代码
同步代码
取消
提示: 由于 Git 不支持空文件夾,创建文件夹后会生成空的 .keep 文件
Loading...
README
MIT

riscv_tutorial

介绍

1、TangPrimer_Startup

基于TANG Primer模块(矽速科技的模块,安路科技的FPGA)、安路科技的Tang Dynasty IDE上手学习CPU设计的入门指引。

2、tutorial&projects

简单的RISC-V CPU实现,step by step讲解。 分别基于高云FPGA、Xilinx Zynq7020、安路科技(矽速科技(SiPEED)公司的TANG Primer模块)。

MIT License Copyright (c) 2019 lanzhoo Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions: The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software. THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

简介

简单的RISC-V CPU实现,step by step讲解。 基于高云FPGA。 展开 收起
Verilog 等 4 种语言
MIT
取消

发行版

暂无发行版

贡献者

全部

近期动态

加载更多
不能加载更多了
Verilog
1
https://gitee.com/lanzhoo/riscv_tutorial.git
git@gitee.com:lanzhoo/riscv_tutorial.git
lanzhoo
riscv_tutorial
riscv_tutorial
master

搜索帮助